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Abstract—We investigate the reliability of state-of-the-art 
SiGe HBTs in 55-nm technology under mixed-mode stress. 
We perform electrical characterization and implement a 
TCAD model calibrated on the measurement data to 
describe the increased base current degradation at 
different collector-base voltages. We introduce a simple 
and self-consistent simulation methodology that links the 
observed degradation trend to interface traps generation at 
the emitter/base spacer oxide ascribed to hot holes 
generated by impact ionization in the collector/base 
depletion region. This effectively circumvents the 
limitations of commercial TCAD tools that do not allow 
impact ionization to be the driving force of the degradation. 
The approach accounts for self-heating and electric fields 
distribution allowing to reproduce measurement data 
including the deviation from the power-law behavior. 
 
Index Terms—SiGe HBT, Impact Ionization, Reliability, 
Degradation, TCAD Modeling. 
I. INTRODUCTION 
ILICON Germanium (SiGe) Heterojunction Bipolar 
Transitors (HBTs) are currently the leading technology 
option for amplifiers for 5G networks and THz industrial 
sensors [1]–[3]. In addition, they are employed for a large 
variety of applications in healthcare, material science, security, 
industrial automation, communications, and space exploration. 
Despite the high performance and cost effectiveness, several 
aspects related to the reliability of these devices need to be 
addressed to further improve the technology and its 
pervasiveness [1]. Since HBTs are frequently driven close to 
the Safe-Operating-Area (SOA) limits, they are prone to self-
heating (SH) and degradation issues. Specifically, prolonged 
operation leads to degradation of the low-frequency gain β due 
to base current increase, which is conventionally attributed to 
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surface states generation at the emitter-base (E-B) spacer oxide 
due to impinging hot carriers generated by impact ionization 
(II) [4]–[7]. In earlier technologies such as the 0.13 µm process 
from IHP [4] and the first generation of the 55 nm process from 
STM [8], the base current degradation was reported to 
empirically follow a power-law. However, deviations occurred 
at some point in time (typically after several hours), depending 
on the specific stress conditions, which is thought to be related 
to the combined effect of SH and of II dynamics [4]. 
Nevertheless, in the literature the physics of this mechanism 
was either only partially analyzed [5], [7], or explained by 
empirical [4] or approximated analysis [6] that are better suited 
for aging compact models to be used in circuit simulations than 
for TCAD aging models to be exploited for degradation-aware 
device optimization. This calls for more comprehensive 
modeling efforts, especially with further device scaling. 
 In this paper, we perform electrical characterization of 
mixed-mode (MM) stress reliability of state-of-the-art scaled 
2nd-generation SiGe HBT technology from STM under different 
collector-base stress voltages. We implement a TCAD model of 
the HBT device and calibrate it to reproduce the behavior of 
fresh devices. A self-consistent simulation methodology that 
considers SH and the effect of 2D electric field distribution is 
then introduced that allows correctly reproducing mixed-mode 
stress data by ascribing the degradation to hot holes generated 
by II at the collector/base junction that drift towards the E-B 
spacer oxide. The developed model gives a direct empirical 
connection between trap generation rate and II rate in contrast 
to earlier reports that either: i) computed the generation rate 
from hot carriers models [5] or from the energy distribution 
function of carriers [7]; or ii) derived an approximated 
analytical solution for the generated trap density with 
generation rates used as fitting parameters [6].  
II. DEVICES AND EXPERIMENTS 
The devices analyzed in this study are state-of-the-art SiGe 
HBTs fabricated in 55-nm BiCMOS technology by STM [9]. 
With respect to the 1st-generation of the technology, device 
dimensions have been scaled in the vertical direction (e.g., base 
width WB) and doping profiles were accordingly re-defined, 
especially at base-collector junction. Each device is composed 
of two parallel HBT structures in the CBEBC configuration 
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with 3 emitter fingers, with an emitter width and length of WE 
= 0.20 µm and LE = 5.56 µm (in the 3rd dimension), respectively. 
The Gummel curves at VCE = 1.2 V and output curves at 
different VBE values (in the range 0.75 V – 0.9 V) collected on 
fresh devices are shown in Fig. 2(a) and Fig. 2(b), respectively, 
with the latter showing the signature of a modest device self-
heating only at VBE = 0.9 V. The device dimensions and most 
relevant figures of merit are reported in Tab. I, benchmarked 
with IHP SG13S technology [10] (used for comparison also in 
the degradation analysis). To assess the reliability of the devices 
under study, we performed MM stress by forcing an emitter 
current density, JE,STR, of 1 mA/µm2, which corresponds to a 
VBE of ≈0.8 V. The base terminal is kept grounded while the 
voltage at the collector-base junction, VCB,STR, is set to different 
values ranging from 1.5 V to 2.1 V. These values are chosen as 
a reasonable trade-off between keeping stress conditions close 
to the operating ones and getting a non-negligible degradation 
in a reasonable amount of time, with the total stress time set to 
104 s. Indeed, in typical circuits for high-frequency applications 
such as power amplifiers, VCB ranges from 0 V to 1.5 V [2], 
whereas JE (or equivalently JC) varies in the range where the fT 
peaks – typically tenths to tens of mA/µm2 [1], [4]. The stress 
sequence was interrupted every 100 s to measure Gummel 
curves at VCE = 1.2 V, as shown in Fig. 4(a), which allows 
extracting the relative increase (as compared to the fresh 
device) of IB at different VCB,STR as an indicator of the devices 
reliability. IB is evaluated at VBE = 0.7 V to directly compare the 
results reported here with the outcomes of MM stress 
experiments performed on a previous technology (0.13 µm) and 
reported in the literature [4]. All measurements are performed 
at room temperature.  
III. TCAD MODEL AND CALIBRATION 
The sketch of the SiGe HBT device cross-section 
implemented in the simulator is shown in Fig. 1. The TCAD 
simulation tool is the commercial software SDeviceTM by 
Synopsys, Inc. [11]. The device structure was derived by 
refining an existing model in SDeviceTM for the HBT device, 
and the mesh was revised to optimize the trade-off among 
computation time, simulation accuracy, and reproducibility. 
Comparison of measurement data and calibrated TCAD 
simulations is shown in Fig. 2, in terms of Gummel plot, Fig. 
2a), and output characteristics, Fig. 2b). Because the DC MM 
stress conditions represent an upper limit to HBT degradation 
under RF operating conditions, here we discuss only the 
calibration of the device DC characteristics. Analysis of 
dynamic characteristics (to estimate fT and fmax, for instance) 
and comparison between measurements and simulations will be 
subject of future work. 
The Ge mole fraction (x) profile in the Si1-xGex varies from 0 
to 0.28 from the emitter to the collector junction. The base 
width was set to 26 nm (WB in Fig. 1). In agreement with results 
in the literature, the doping profile in the emitter is assumed flat, 
while a Gaussian doping profile is assumed in the base [1]. The 
doping profile in the collector/sub-collector and, in general, the 
overall doping profile is in agreement with that suggested by a 
TCAD-based roadmap for SiGe HBT devices developed in the 
DOTSEVEN project [1]. Hydrodynamic simulations were 
carried out to correctly reproduce the currents in all regimes of 
operation [12]. The lattice, electron, and hole temperatures are 
self-consistently calculated in TCAD, which accounts for the 
effects of self-heating. Models for carriers’ recombination (and 
doping-dependent Shockley-Read-Hall), II (Okuto model), and 
field-, material-, and doping-dependent mobility [12]–[14] 
were also included. Calibrating such models for SiGe required 
only a slight tuning of few parameters in agreement with earlier 
literature reports [8], [14]. To consolidate the soundness of the 
calibration procedure, default values for Si and polysilicon were 
used. Series resistances and thermal resistances were also 
included at all contacts, and their values were calibrated to 
capture the behavior of the output curves in the saturation 
region and in the active region, respectively, as confirmed by 
the good agreement between experimental and simulated output 
curves at different VCE, Fig. 2(b). Specifically, the good 
agreement at high VCE – when SH effects start to be visible – 
was obtained by tuning the thermal resistance at the emitter, 
base, and collector contacts (which strongly depend on the 
structure of the overlying back-end of line). Conversely, to 
strengthen the dependability of the calibration procedure, the 
substrate thermal resistance was set in agreement with previous 
reports in the literature [14]–[16]. In addition, finite carriers’ 
recombination velocity at the emitter was included [13]. Auger 
recombination and band-to-band tunneling were also included, 
as they are known to affect the excess base current at low bias. 
Finally, defects at the emitter-base (E-B) spacer interface 
 
Fig. 1. Cross-section of the simulated SiGe HBT. Important device 











Fig. 2. Calibration of simulated (solid black lines) against 
measurements (blue squares) a) IC, IB-VBE characteristics and b) a) IC-
VCE characteristics. 
TABLE I 
COMPARISON OF TECHNOLOGY PARAMETERS AND DIMENSIONS 
 STM B55 [9] IHP SG13S [10] 
𝐴𝐸 (μm
2) 0.2 × 5.56 0.16 × 0.52 
𝑓𝑇 (GHz) 320 250 
𝑓𝑀𝐴𝑋 (GHz) 370 300 
𝐵𝑉𝐶𝐸𝑂, 𝐵𝑉𝐶𝐵𝑂 (V) 1.45, 5.2 1.7, 5.0 
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located at 0.5±0.035 eV from the valence band with a peak 
density of 1011 cm-2eV-1 were included.  
Note that although the simulated structure is a simplified 
version of the fabricated devices, a very good agreement 
between simulations and measurements could be achieved as 
shown in Fig. 2. The most relevant simulation parameters 
(electrical and thermal resistance at contacts, maximum doping 
levels) are collected in Tab. II. 
IV. DEGRADATION DURING MIXED-MODE STRESS 
Typically, the base current degradation resulting from MM 
stress in SiGe HBT devices is attributed to the generation of 
interface states at the E-B spacer interface [1], [4], [8], [14], 
[17]. The latter is supposed to stem from the carriers generated 
by II in the collector-base depletion region, that travel toward 
the E-B spacer interface under the action of the vertical field 
and de-passivate Si-H bonds at the Si/SiGe interface. Results 
reported in the literature for the 0.13 μm IHP technology [4] are 
consistent with this hypothesis and show that the resulting IB 
degradation approximately follows a power-law (∼ 𝑎𝑡𝑏) with a 
slope b ≈ 0.5, although showing deviations starting from ∼10 h 
of stress [18]. Actually, the picture is more complex, and b is 
found to be less than 0.5 even at low stress times (i.e., few 
minutes) for higher stress current densities [18]. In Fig. 3, we 
report a comparison of the relative trends of IB degradation 
(normalized to ∆IB @ tSTR = 100 s) for the IHP technology 
investigated in [4], [18] and the STM technology used in this 
work. We compare ∆IB for the same JE,STR ≈ 1 mA/μm2. Note 
that we have used a slightly lower exponent than 0.5 (in light of 
the considerations in [18]), b = 0.42 that better fits the IHP data. 
Interestingly, we find that STM ∆IB data deviates from the 
power-law behavior at 𝑡1
∗ (≈ 2×103 s), prior than IHP data (𝑡2
∗ ≈ 
1.5×104 s), indicating an earlier onset of traps passivation 
mechanism. 
In the following, we exploit TCAD simulations to refine our 
understanding of IB degradation (and its deviation from the 
single power law-behavior) by linking it to the effects of device 
geometry and II rate, and to check whether additional 
mechanisms must be considered in the description of the 
degradation. To this extent, the calibrated simulation deck is 
used to reproduce measured degradation data. Analogous 
conditions to those used during the stress tests (described in 
Section II) were adopted in the simulations. The constant 
emitter current density (JE,STR = 1 mA/μm2) was set by applying 
a negative voltage to the emitter contact with the base grounded. 
This was done for numerical reasons as this solution guaranteed 
convergence for all stress conditions with different VCB,STR. 
Stress was simulated for tSTR = 102, 103, 104 s, after which the 
IB-VBE curves were recorded. The device aging in terms of 
interface traps generation (at the emitter/base access region – 
the SiGe/SiO2 interface, see Fig. 1) was reproduced by adapting 
the reaction-diffusion (R-D) model available in SDeviceTM 
[11]. The evolution of interface trap concentration (NIT) reads:  
𝑑𝑁𝐼𝑇
𝑑𝑡
= 𝜈(𝑁 − 𝑁𝐼𝑇) − 𝛾𝑁𝐼𝑇 (1) 
where ν (γ) is the de-passivation (passivation) rate. 𝛾 =
𝛾0𝑁𝐻/𝑁𝐻
0 where 𝛾0 is obtained by imposing the equilibrium 
condition at 𝑡 = 0, i.e., 𝛾0 = 𝜈0(𝑁 − 𝑁𝐼𝑇
0 )/𝑁𝐼𝑇
0  (𝑁𝐼𝑇
0  is the 
concentration of defects at 𝑡 =  0, 𝜈0, and 𝛾0 are the de-
passivation/passivation constants, respectively). 𝑁𝐻 (𝑁𝐻
0) is the 
(equilibrium) hydrogen concentration at the interface (in the 
oxide). In this work we assume degradation to be mostly limited 
by reaction, thus 𝑁𝐻 𝑁𝐻
0⁄ = 1. The approach followed in [19], 
that considered similar de-passivation rates but passivation 
rates depending on hydrogen concentration (and thus on the 
diffusion rate), reached similar conclusions regarding the 
deviation from the single ‘power-law’ behavior (due to partial 
annealing of defects). The dependence of ν on the activation 
energy (𝐸𝐴
0) and on the electric field is written as [11], [20]: 
 
Fig. 3. ∆IB (a.u. – normalized to ∆IB @ 100 s) vs tstr (symbols) for different 
SiGe HBT technologies (see legend). The black dashed line follows a 
power-law and serves as a guide to the eye to show the deviation of 
data from it, which occurs at 𝑡1
∗ ≈ 2 × 103 s and 𝑡2
∗ ≈ 1.5 × 104 s for the 
STM and IHP technology, respectively. This deviation calls for a more 




Emitter Doping Peak (𝑁𝐸,𝐴𝐶𝐶
𝑚𝑎𝑥 ) 1.9×1020 cm-3 
Base Doping Peak (𝑁𝐵,𝐷𝑂𝑁
𝑚𝑎𝑥 ) 1.0×1020 cm-3 
Collector Doping Min/Max (𝑁𝐶,𝐴𝐶𝐶
𝑚𝑖𝑛/𝑚𝑎𝑥
) 3×1017/1.9×1020 cm-3 
Peak Si1-xGex (x) 0.28 
Interface Trap Density Peak (𝐷𝐼𝑇) 1.0×10
11 cm-2eV-1 
Emitter Thermal Res. (𝑅𝐸,𝑇𝐻) 0.2 cm
2.mK/W 
Base Thermal Res. (𝑅𝐵,𝑇𝐻) 0.05 cm
2.mK/W 
Collector Thermal Res. (𝑅𝐶,𝑇𝐻) 0.2 cm
2.mK/W 
Substrate Thermal Res. (𝑅𝑆𝑈𝐵,𝑇𝐻) 3.5 cm
2.mK/W† 
†Taken from [14]. 
 
Fig. 4. Comparison between simulations and measurements of the 
evolution of base current with stress time (tstr). a) IB-VBE curve for VCB,STR 
= 1.5 V at different tstr. b) ∆IB (%) vs tstr for different VCB,STR (see legend). 
Good agreement between simulations and measurements is obtained 
under all conditions. 
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where Δ𝐸𝐴 = −𝐸(ℰ⊥) + (1 + 𝛽)𝐸𝑇 ln(𝑁𝐼𝑇/𝑁𝐼𝑇
0 ) is the change 
in 𝐸𝐴
0 due to stretching of Si-H bonds by the perpendicular 
electric field and by chemical potential variation (first and 
second term, respectively). 𝐸𝑇 = 𝑘𝑇 + 𝐸(ℰ∥) is energy of 
hydrogen in Si-H bonds (T is the lattice temperature) that 
depends on the electric field parallel to the interface. However, 
this model as is cannot be successfully used to verify the role of 
II in the degradation dynamics since the de-passivation rate 
does not depend directly on the hot carrier current, see Eq. (2). 
This comes from the fact that ν does not depend on the excess 
carrier generation due to II. Thus, for reproducing the 
measurements in Fig. 4 we varied 𝐸𝐴
0 (see Tab. III) to 
equivalently take into account the effect of increased VCB,STR in 
the R-D model. This allowed to self-consistently consider the 
effect of lattice temperature and both parallel and vertical 
electric field on the degradation process. It is important to 
observe that 𝐸𝐴
0 is varied only to mimic the ν variation with 
VCB,STR in the simulator without altering the model 
implementation itself (as done for example in [5]). The actual 
physical mechanism that causes ν variation is in fact II, and not 
a change in 𝐸𝐴
0. The set of parameters that allows reproducing 
the measured data is reported in Tab. III. Specifically, the lattice 
temperature at different stress conditions was directly extracted 
from the TCAD by averaging the temperature profile along the 
E-B spacer interface. The resulting NIT vs tSTR profile under the 
four different stress conditions obtained from these simulations 
are reported as symbols in Fig. 5a).  
The connection between ν and hot carriers (generated by II) 
is then estimated by re-writing the de-passivation rate change at 
each VCB,STR in terms of an empirical factor 𝑘𝐻𝐶 as follows:  
𝜈 = 𝜈0𝑘𝐻𝐶 . (3) 
𝑘𝐻𝐶 in Eq. (3) can be assumed to be a power-law function of 
hot carrier current [11] or II rate 𝛼𝑛 as follows:  
𝑘𝐻𝐶 = 1 + 𝛿𝐻𝐶(𝛼𝑛 𝛼0⁄ )
𝜌𝐻𝐶  (4) 
where 𝛿𝐻𝐶 and 𝜌𝐻𝐶  are fitting parameters (𝛼0 = 1 cm
−1 is a 
normalization factor). To verify the validity of the proposed 
model and to determine the fitting parameters 𝛿𝐻𝐶 and 𝜌𝐻𝐶  we 
evaluated the relation between 𝜈/𝜈0 and the II coefficient 𝛼𝑛 as 
obtained from simulations. This is shown in Fig. 5b), where the 
power-law trend is evidenced. The resulting fitting parameters 
are also shown in Fig. 5b). Moreover, we compared the NIT vs 
tSTR profiles obtained by using Eqs. (1), (2) by varying 𝐸𝐴
0 
[symbols in Fig. 5a)] with the ones obtained by using Eqs. (1), 
(3), (4) [black solid lines in Fig. 5a)] obtaining an excellent 
agreement. Note that, while 𝛼𝑛 accounts for the likelihood of 
hot holes generation, the parameter 𝛼0 could be used to account 
for the probability of the generated hot holes to recombine or 
scatter while drifting toward the E-B spacer interface, which 
determines the generation rate of interface states. Therefore, in 
principle, 𝛼0 could be taken to be dependent on JE,STR, which 
regulates the scattering chance. Still, analyzing this dependence 
is out of the scope of this paper and will be addressed in future 
works.  
As shown in Fig. 4, the model allows reproducing the base 
current degradation at different stress times and conditions. The 
experimental and simulated IB-VBE curves at VCB,STR = 1.5 V for 
different tSTR in Fig. 4a) show excellent agreement. Fig. 4b) 




0⁄ ) at a fixed VBE = 0.7 V (conventionally 
used to estimate the device lifetime [17]) for the four VCB,STR 
[see legend in Fig. 4b)] under investigation in this work. 
Notably, also the curvature of the degradation trend in Fig. 4b) 
is well captured (i.e., the deviation from the power-law 
approximation). The sudden base current increase occurring for 
VCB,STR = 2.1 V at tSTR ≈ 2000 s is likely due to collector-base 
junction breakdown (as confirmed by the concurrent collector 
current increase, not shown for brevity). This behavior could 
not be captured with simulations possibly due to the simplified 
simulated structure (see Fig. 1) that could lead to an 
underestimation of electric field peaks possibly present in the 
real device. However, since the goal in this work was to capture 
the base current degradation due to EB spacer interface trap 
generation (that does not cause breakdown) the validity of the 
present analysis is not affected by this discrepancy.  
The overall good agreement between measurements and 
simulations confirms the validity of the proposed approach and 
highlights that:  
1. Even in scaled devices, the main source of MM stress 
degradation is the generation of hot holes due to II 
drifting towards the E-B spacer interface where de-
passivation of Si-H bond may happen.  
2. In scaled devices, the power-law approximation of the 
base current degradation leads to strong deviations 
from the actual trend even at fairly short stress times 
TABLE III 
PARAMETERS USED IN THE DEGRADATION MODEL 
Parameter Value 
De-Passivation Constant (𝜈0) 1.0×10
-8 s-1 
Passivation Temperature (𝑇0) 300 K 
Lattice Temperature (𝑇) {313.8; 314.6; 316.2; 318.6} K 
Activation Energy (𝐸𝐴
0) {0.8; 1.6; 2.3; 2.6} eV 
Bond Concentration (𝑁) 1.0×1014 cm-2 
Initial Trap Concentration (𝑁𝐼𝑇
0 ) 8.8×109 cm-2 
Power Exponent Coefficient (𝛽) 0.5 




Fig. 5. a) Comparison of simulated (black lines) and calculated (colored 
symbols) NIT vs tSTR for different VCB,STR (see legend). The calculation is 
achieved by combination of Eqs. (1),(3). Panel b) shows the 
comparison between simulated ν/ν0 vs αn (II coefficient) and ν/ν0 
obtained from Eqs. (3),(4). The comparison shows how to effectively 
translate NIT degradation as obtained from simulations with Eqs. (1),(3) 
[panel a)] to II coefficient variation by fitting simulation data inserting 
the power-law model of Eq. (4) in Eq. (3).  
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(≈ 2000 s). 
V. CONCLUSION 
We investigated the reliability of state-of-the-art SiGe HBTs 
in 55-nm technology under MM stress. Experimental results 
were successfully reproduced by using a TCAD model 
calibrated on fresh devices. We developed a self-consistent 
simulation methodology that connects the observed degradation 
trend to interface traps generation (ascribed to II-generated hot 
holes) at the E-B spacer oxide. This approach circumvents the 
limitations of commercial TCAD tools that do not allow II to 
be the driving force of the degradation. In addition, it: i) 
accounts for self-heating and electric fields distribution; ii) 
directly links the II coefficient (αn) to the generation of traps; 
and iii) allows reproducing measurement data including the 
deviation from the power-law behavior observed at relatively 
short stress times.  
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